Nanoscale solely amorphous layer in silicon wafers induced by a newly developed diamond wheel
نویسندگان
چکیده
Nanoscale solely amorphous layer is achieved in silicon (Si) wafers, using a developed diamond wheel with ceria, which is confirmed by high resolution transmission electron microscopy (HRTEM). This is different from previous reports of ultraprecision grinding, nanoindentation and nanoscratch, in which an amorphous layer at the top, followed by a crystalline damaged layer beneath. The thicknesses of amorphous layer are 43 and 48 nm at infeed rates of 8 and 15 μm/min, respectively, which is verified using HRTEM. Diamond-cubic Si-I phase is verified in Si wafers using selected area electron diffraction patterns, indicating the absence of high pressure phases. Ceria plays an important role in the diamond wheel for achieving ultrasmooth and bright surfaces using ultraprecision grinding.
منابع مشابه
A novel approach of high speed scratching on silicon wafers at nanoscale depths of cut
In this study, a novel approach of high speed scratching is carried out on silicon (Si) wafers at nanoscale depths of cut to investigate the fundamental mechanisms in wafering of solar cells. The scratching is conducted on a Si wafer of 150 mm diameter with an ultraprecision grinder at a speed of 8.4 to 15 m/s. Single-point diamonds of a tip radius of 174, 324, and 786 nm, respectively, are use...
متن کاملCharacterization of the Diamond Wire Sawing Process for Monocrystalline Silicon by Raman Spectroscopy and SIREX Polarimetry
A detailed approach to evaluate the sub-surface damage of diamond wire-sawn monocrystalline silicon wafers relating to the sawing process is presented. Residual stresses, the presence of amorphous silicon and microcracks are considered and related to diamond wire velocity and cutting ability. In particular, the degree of amorphization of the wafer surface is analyzed, as it may affect the etchi...
متن کاملAnalytical Threshold Voltage Computations for 22 nm Silicon-on-Diamond MOSFET Incorporating a Second Oxide Layer
In this paper, for the first time, an analytical equation for threshold voltage computations in silicon-on-diamond MOSFET with an additional insulation layer is presented; In this structure, the first insulating layer is diamond which covered the silicon substrate and second insulating layer is SiO2 which is on the diamond and it is limited to the source and drain on both sides. Analytical solu...
متن کاملImpact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study
A comprehensive study of Schottky barrier MOSFET (SBMOSFET) scaling issue is performed to determine the role of wafer orientation and structural parameters on the performance of this device within Non-equilibrium Green's Function formalism. Quantum confinement increases the effective Schottky barrier height (SBH). (100) orientation provides lower effective Schottky barrier height in compa...
متن کاملEffect of Heat Treatment Time on the Characteristics of Coating Formed on Nanocrystalline Finemet Foils
In the present research, amorphous Fe73.5Si13.5B9Nb3Cu1 Finemet foils, 21-26µm in thickness and 5mm in width, were prepared by Planar Flow Casting (PFC) process. Wound cores of amorphous Finemet foils were simultaneously annealed and heat treated at 540°C for 60, 120 and 240 minutes in steam and air flow to form oxide insulating coating layer on both surfaces of the foils. The structure of nano...
متن کامل